Abstract: Clock Gating has been the most widely used method to reduce dynamic power for digital designs. Increasingly the need to assess the quality of a clock gating implementation has resulted in ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results